This paper introduces a new hybrid ASICffPGA chip architecture that is being developed in collaboration between IBM and Xilinx, and highlights some ofthe design challenges this offers for designers and CADdevelopers. We will review recent data from both the ASIC and FPGA industries, including technology features, and trends in usage and costs. This background data indicates that there are advantages to using standard ASICs and FPGAs for many applications, buttechnical and financial considerations are increasingly driving the need for a hybrid ASlC/FPGA architecture at specific volume tiers and technology nodes.
Introduction
This paper introduces a new hybrid ASICffPGA chip architecture that is being developed in collaboration between IBM and Xilinx, and highlights some ofthe design challenges this offers for designers and CADdevelopers. We will review recent data from both the ASIC and FPGA industries, including technology features, and trends in usage and costs. This background data indicates that there are advantages to using standard ASICs and FPGAs for many applications, buttechnical and financial considerations are increasingly driving the need for a hybrid ASlC/FPGA architecture at specific volume tiers and technology nodes.
As we describe the hybrid chip architecture we will point out evolving tool and methodology issues that will need to be addressed to enable customers to effectively design hybrid ASICffPGAs. The discussion will highlight specific automation issues in the areas of logic partitioning, logic simulation, verification, timing, layout and test
Background
Design teams today must choose to implement logic either in ASIC or FPGA technology. Each of these offerings has distinct advantages: performance and density for ASICs, vs. TurnAround-Time (TAT) and flexibility for FPGAs. Figure 1 illustrates the average gate delay for both ASIC and FPGA products, as a function of technology node [I-IO] . Note the significant difference in scale for the two technologies. Figure 2 shows the average power per gate for each circuit technology. These two figures show the substantial differences in performance and power between the typical ASIC and FPGA approaches. Similarly, figure 3 shows the typical density tradeoff that must be made when choosing to implement a design in an FPGA versus an ASIC technology. 
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Applications Emerge for Hybrid Devices
As can be seen in figures 1 through 3, implementation using an ASIC approach typically yields a faster, smaller, and lower power design than implementation in FPGA technology. The growing requirements in the marketplace for design flexibility however, are driving the need for hybrid ASICffPGA devices.
The potential to change hardware configuration in real time, to support multiple design options with a single mask set, and to prolong a product's usable life, all compel designers to look for a blending of high density ASlC circuits along with the inherent FPGA circuit flexibility.
The ability to create a "base design" and then reuse the base with minimal changes for subsequent devices helps reduce design time and encourages standardization. Since w n y consumer and office products are offered with a range of low to high-end options, t h i s base design concept can be effectively used -with features added to each successive model. Printers, fax machines, PC's and digital imaging equipment are examples where this concept can be useful.
DSP applications are also well suited to FPGA because of the FPGAs fast multiply and accumulate (MAC) processing capability. When building a DSP system, the design can take advantage of parallel structures and arithmetic algorithms to minimize resources and exceed performance of single or multiple purpose DSP devices [ 111. DSP designers using both ASIC and FPGA within the same design can optimize a system for performance beyond the capabilities of either separate circuit technology.
Otherapplications !&at lend themselves to the hybrid ASIC/FF'GA approach are designs that support multiple standadssuch as USB, Firewire and C a m e r a L i in a single device. Similarly, designs that are finalized, with the exception of any undefined fatum or emergingstandards (PCI Express, for examplei are excellent candidates for this technology. Without the benefit ofprogrammable logic, the designer must decide between tapingat the chip knowing that the F'CI logic has a high probability for change, or waiting until the design requirements are firn-potentially impactingthe end product's schedule. With bo& programmable logic and ASIC working together on asingle device, some situations like t h w can be accommodated. Other similar issues l i e differing geographic or VO standards could also be incorporated within the P G A cores, Without requiring mask and fabricationupdates for each change. 
The Hybrid ASIC/FPGA Solution
Enter the hybrid ASICEPGA. Like an ASIC, the initial mask set must be purchased. But with the incorporation of FPGA cores into the ASIC, it is now possible to use the programmable circuitry to enable a single physical chip design to satisfy several different applications. This has the potential to eliminate multiple designs and in some cases, avoid costly respins. In the case where a customer requires several similar ASICs for a family of products, FPGA circuitry can be added to the base ASIC logic and be configured as needed to satisfy the multiple applications. Similarly, logic updates required to correct bugs discovered late in the verification process, or to accommodate changing market needs, can be handled with appropriately placed FPGA cores.
The question must be asked; why embed FPGA into an ASIC if a two chip solution could achieve the same results? The answer is both technical and economic. Technically, for a certain class of applications, the embedded solution offers greater performance with lower power dissipation. By embedding the FPGA into the ASIC, signals that must propagate from the ASIC through the FPGA, then back to the ASIC can avoid four chip boundary delays, two card crossings, and the associated power dissipation. By keeping the ASIC to FPGA interconnections on the die, valuable ASIC VO pins are also conserved.
Economically, the embedded solution can be the less expensive option. As we will discuss, the FPGA fabric does not require any unique semiconductor processing above and beyond the base ASIC (unlike embedded flash or embedded DRAM). The resulting increase in ASIC cost is associated with the area occupied by the embedded FPGA core. In addition, the cost of assembly, test and packaging of a second chip are eliminated. pieces. In general, if mask costs rise, volumes decrease, or more design passes are avoided, then the embedded FPGA approach becomes progressively more cost-effective compared to the ASIC approach. This is because at low volumes, the mask costs (and NRE) for additional design passes becomes a significant adder to per-chip cost, and,this can outweigh the cost impact ofthe larger die area required by the embedded FPGA circuitry.
This analysis leads us to conclude that technology and market trends have created a need for the development of the hybrid ASICFPGA product. Mask costs for advanced technologies are growing -making multiple design passes too costly for many applications. Fortunately, the technology advancements that have driven this trend have also opened up the potential to embed significant amounts of FPGA gates onto an ASIC die -enough to handle some of the design updates that would otherwise require end user configuration modes are supported including JlAG, serial and parallel modes. Individual cores can be configured asynchronously, allowing for "on-the-fly" reconfiguration. Physically, the FPGA cores are being ported to the same semiconductor process that the ASIC product uses. The issues encountered in doing this porting are similar to those of other 3" party IP ports. One of the largest challenges is fill chip physical verification. Common design rules and transistor design points are critical in blending of IP between suppliers. Minor differences in design rules can be accommodated, assuming that checking decks and other verification software are able to handle the mixture of design rules. Designing these tools for increased flexibility will likely be needed as more companies share I F ' .
Estimated
To ensure that the FPGA can be integrated with the rest of the ASIC, agreements must be reached on metal stack options. h the case ofthe Cu-08 hybrid offering, 5 levels of metal were allocated to the FPGA blocks. This requires a re-layout of the FPGA cores, which were originally designed for a standard product with 9 levels of metal.
As part of the re-layout, the power distribution of the FPGA blocks will be designed to integrate easily into the ASIC power distribution methodology. Care needs to be taken to ensure the power density required by the FPGA blocks are within the capability of the ASIC power supply routing. Due to extensive use of pass-gate structures, the FPGA blocks require standard 1.2V power supply levels, and are not operable below unknown, the ASIC design can he completed using timkng assertions and the embedded FPGA design can be completed later. If the embedded FPGA design is being reconfigursd after the ASIC is in manufacturing, the final timing constraints from the completed ASIC can be passed to the FPGA tools for timing closure of the new FPGA design.
The logical design of the chip must be partitioned prior to final synthesis. The logic destined for an FPGA block is proi:essed independently of the logic destined for ASIC logic. When multiple FPGA logic block are used, each must be designed and optimized independently.
The ASIC physical design process treats the FPGA macro similarly to other large placeable objects, except for port assignment. During the initial ASIC design, the portassignment of each embedded FPGA block can be modified to accommodate floor planning or timing requirements. Once the final ASIC design is taped-out, the port assignments are fixed for subsequent FPGA configurations. The IBM ASIC methodology has been described in references [1416] , and the Xilinx FPGA methodology is described in reference [ 1 7 . As to be expected, most of the issues in creating the hybrid methodology occur at the boundary between the two methodologies. The mechanics of the communications between the two systems C M be accomplished by creating data translators, however, ootimization between the two systems can be difficult, due to the Significant architectural differences between traditional ASIC flows and traditional FPGA flows.
,
dataflow. ThQ dataflow logic is commonly implemented with repetitive logic blocks, which are less prone to errors than the more random control logic. Cases like this can narrow the scope of locations for
CAD Challenges / Design Challenges
There are several significant challenges posed by this new architecture. The FPGA gate counts that can be embedded are still a relatively small percentage of the total ASIC gates on today's designs. Efficient design planning and logic partitioning will be crucial to successfully use this scarce resource. Timing and clocking will need to be optimized across terrains, and detailed floor planning will be critical. Finally, a variety of synthesis and simulation model issues need to be resolved to enable customers to design with confidence.
One ofthe key design challenges ofthis hybrid technology is how to efficiently partition the logic design [NI. The partitioning problem takes on several flavors, including partitioning between the ASIC and FPGA domains, and between individual FPGA cores.
The initial partitioning of logic functions between FPGA and fixed ASIC gates is particularly critical. As figures 1, 2 and 3 illustrate, there is a clear tradeoff between the flexibility of the FPGA circuitry, and the area, power and performance advantages of standard ASIC gates. The large differences in these circuit metrics require the designer to carefully evaluate which portions of the logic to implement in embedded FPGA.
As previously mentioned, candidates for FPGA implementation include the logic associated with changing standards, and logic required for families of similar products. These applications require significant planning, since the FPGA circuitry must satisfy the complete set of design requiremnts for multiple configurations. Fortunately, these requirements are known upfront, so the scope of this planning is narrowed.
On the other hand, cases where a design teamuses FPGA cores to help prevent redesigns due to logic bugs can be much more difficult. For many general applications, using embedded FPGA in this way is impractical, since it requires successfully predicting where logic bugs will occur. It also requires incorporating the correct interconnections between the FPGA apd standard ceU logic for potential tixes.
There are some specific applications however, where 'buggy' portions ofthe design CM be identified up-front, making them good candidates for FPGA use. Data processing applications for instance, often require the majority of the chip be dedicated to [19] . This indicates that the percentage of SOC chip area dedicated to newly designed logic is decreasing. While this trend favors a hybrid approach, the amount of new logic on SOC designs still outstrips the capability to target all of this logic into embedded FPGA cores. Choosing which logic is implemented in FPGA will remain a challenging issue.
We expect fabrication technology to continue to advance, allowing design complexity to continue to grow. The resulting smaller feature sizes will also allow hybrid technologies to integrate greater numbers of FPGA gates, easing the task of identifying the best partitions.
Another partitioning challenge arises when the size of the logic targeted for an embedded FPGA block exceeds the capacity of the largest available FPGA core. The logic must then he split and implemented in more than one FPGA core. Today, a one-to-one mapping between the logical and physical partitions is needed for these cases. Separating the physical implementation hierarchy from the logical hierarchy would leave the original logical partitions unchanged and easily recognizable to the designer. Earlier research in this area has shown that large designs can be mapped between discrete FPGA devices [20] , and potentially these techniques can be applied to the automatic partitioning of logic into multiple FPGA macros in an ASIC.
Optimizing logic that has been split in this manner also introduces additional interconnect complexity between the FPGA blocks on the ASIC die. This can be further complicated by the possibility that these connections may need to traverse a portion ofthe ASIC circuitry as well.
These issues of design partitioning leads to the requirement for the design tools to simultaneously consider the logic paths in both the ASIC and FPGA portion of the design. The ideal solution would be optimization of cross-architecture paths. This would allow design of tightly integrated logic, with timing paths crossing multiple boundaries between fixed and reconfigurable circuitry. Current tools can only handle this piecewise. As a result, the design team must anticipate all the required connectivity up-front. Alternatively, defining some form of structured design (such as implementing flexible bus architectures) could facilitate integration of the fixed and reconfigurable logic.
In summary, there are number of issues surrounding partitioning of logic for implementation in the hybrid architecture. Logic design teams already face many of the same issues with today's ASIC SOCs and are solving these problems through a combination of manual effort and emerging design tools [21-231. For tomorrow's complex hybrid designs, enhanced partitioning tools and methods will be even more critical to achieve optimum results across multiple circuit architecture terrains.
Planning for future reconfiguration
In addition to partitioning, designers will face several other challenges in using embedded FPGAs. The basic question of how w n y FPGA gates to include is fundamental. Not only must the FF'GA be sized sufficiently for the initial application, but enough unused FPGA resources must be left to support future logic configurations. This is a critical design-planning consideration, since once the hybrid chip has been implemented in silicon, a second (costly) mask set is required if the FPGA capacity is insumcient to handle the future configurations.
To prevent this unfortunate situation, the design team must anticipate the potential growth in the logic which is to be implemented in the FPGA, as well as correctly estimate the embedded FPGA utilization that can be achieved. In addition, because the interconnect between the embedded FPGA and the ASIC is fixed in the mask set, any future interconnect requirements must be accounted for during the initial ASIC design. These are difficult architectural and design planning challenges that will require enhanced CAD tools to help in the design of tomorrow's hybrid SOCs.
For optimization tools to effectively partition hybrid designs, they must be able to correctly model the area, power and performance capabilities of both ASIC and FPGA circuit architectures. Since the architectures are so different in these characteristics, tools that are capable of efficiently and quickly assessing these tradeoffs will be needed to help the designers choose the best logic partition and specific circuit options for each portion of the design.
Floorplanning and Physical Design
Once the initial design is partitioned, the next step is to plan the physical layout of the chip. The hybrid architecture presents the design tmls with some interesting challenges in this area. First, by their nature, the embedded FPGAcores are very metalintensive. The floorplan of the ASIC design must consider the global chip interconnect requirements when choosing the location for each core, to prevent chip wiring congestion. Sirnilarly, the size ofthe FPGAs can have an impact on signal routing over the core itself, due to RC delays and noise considerations. The large cores may also interfere with pad buffer placement ;and routing in flip chip architectures. These present additional dimensions that floorplanning tools and designers need to consider and optimize.
Next, the problem ofport assignment must be solved. In traditional hierarchical design, the port assignment of a block involves simultaneously solving an optimization problem between two levels of hierarchy within the same circuit architecmre. In the hybrid architecture, this optimizatun problem is more complex; spanning two tool sets aid two circuit architectures.
Proper port assignment is necessary at the ASIC level to remove routing congestion and also to aid in timing closure. However, this port assignment can have a significant impact on the optimal configuration of the FPGA. In today's environmena, this leads to a "chicken and egg problem". Is the ASIC optimizsd first and then the resulting port assignment used in the FPGA, or is the FFGA optimized first, resulting in a potential impas to the ASIC design? A third option is to perform multiple iterations through each tool set, evaluating the results and identifying the best solution. What is needed is a port assignment algorithm that can find an optimum solution, by considering the congi:stion and timing issues at the ASIC design level as well as the configuration complexities of the FPGA . When synthesizing the ASIC, the existence of embedded cores can present optimization challenges at the core-t0-,4SIC interfaces. In cases where non-programmable cores are present, the timing relationships and constraints at the boundarb are well understood and detailed optimization can be performed. FPGA cores are not initially characterized for the timing c 4 the final configured logic function and present the ASIC synthesis process with only general constraints. Therefore, the ASIC designer must conservatively budget for the interface timing of the programmable core@) and represent this to the ASIC synthesis tools as userdefined constraints. The reverse is also true. The designer must represent the ASIC timing constraints to the FPGA synthesis tool in the form oftiming budgets.
Synthesis
A more general solution isneeded, where the synthesis tool comprehends the detailed timing interface between the ASIC and the embedded FPGA macro. It could then optimize timing across the ASICffPGA boundary and handle multiple technology targets without multiple passes through the tools. Once the initial synthesis and timing closure are complete on the entire design, the timing constraints surrounding the FPGA block must be characterized. Then when future FPGA configurations are required, the timing constraints for the FPGA are known and the design team does not need to modify the chip-level ASIC timings.
"Uniquificatiolr
Simulating several identically named FPGA macros in an ASIC environment is a significant issue to be solved. Each macro must have a unique functional representation in the design for correct verification. Current levels of HDL languages do not easily support multiple function and timing references in a single "module". Automatic instance-based selection of the appropriate functional representation is desired.
Synthesis of the ASIC can handle the FPGA macro as a "black box" with timing assertions provided by the designer, but it would be preferable to use detailed timing information from the FPGA flow to influence the ASIC synthesis results for each macro boundary. Since each instance of the macro can have differing timing arcs and timing checks, annotation of this information from the FPGA flow into a single FPGA modelcan he troublesome.
ASIC static timing would also benefit from detailed timing information about each design implementation in the multiple FPGA cores in the design. However, the timing model for one FPGA core is typically not going to be applicable to another (differently configured) instance of the same core on the ASIC. The overall problem to he solved is supporting one physical block that can have many unique logical configurations for simulation, synthesis and static timing, with automatic selection of pertinent information based on some type of "key" mechanism.
The tactical approach we have chosen for this problem is through "uniquification" of the FPGA core name. That is, to create a uniquely named set of models that allows function, timing and synthesis independence for each FPGA core instance in the ASIC design. However, the cost for.replicating all of the physical design data and creating a new cell name for each FPGA core instance is prohibitive. This is because the new models and physical data must he created, added tothe ASIC library, and then supported for the life ofthe ASIC design. The data volume associated with these physical models is large, and can he costly to maintain.
Uniquifying the FPGA core name in only the logical design models is a more manageable approach, since there is much less data to manipulate than physical design data. However the resulting disparity in names between the logical and physical core models must be resolved in the ASIC physical design space for successful physical design results. Software that can recognize the uniquiiied logical FPGA core names is used to resolve the appropriate physical model to use for each instance of the FPGA cores.
Ideally, what is needed in the future is a new set of tools and algorithms to support embedded reconfigurahle logic blocks. These tools need to support one physical macro with many different logical and timing "views", eliminating the need for uniquification.
Test
The hybrid architecture presents an interesting test problem. Since the final configurations of the FPGA blocks may be unknown to the ASIC supplier, the test program that verifies these cores must he very robust and test all FPGA resources that could be used. Ideally, the test would exhaustively verify all of the circuitry in multiple configurations and every part of the routing and switching fabric. This type of exhaustive test is routinely done for standalone FPGA products, executing dozens of configurations and exercising the chips at-speed. This test strategy is feasible when test equipment has direct access to all FPGA VOs. The embedded FPGA situation is much more restrictive. If a similar test scheme is to he used, a method of isolating the FPGA core is required -like multiplexing (if sufficient chip pins are available) or scan isolation. Either of these methods adds complexity both in the boundary logic between the FPGA and ASIC circuitry, and in the test procedures. Test time and data volume are added concerns, since now the manufacturing test must he able to verify both the ASIC and FPGA circuitry -each of which ordinarily requires significant test data volumes. Performance testing requirements can compound this issue, and have the potential to be very difficult in the embedded environment. Careful thought must be given to the test methodology, and modifications will be required to the FPGA and ASIC circuitry, as well as the test sofhvare (and potentially hardware).
Apart from these chip test concerns, the introduction of configurahle logic within an ASIC design gives system designers new opportunities for testing at the application level. In addition to functional system operations, FPGA cores can he configured to provide specific self-test or diagnostic functions for the ASIC or the endsystem [24] . This ability to add 'optional' circuitry could provide new avenues for system function and quality improvements in a number of applications.
Conclusions
We have briefly reviewed the basic features of the recently announced hybrid ASICEPGA technology, and shown that certain applications can benefit fiom the integration of these two technologies. This combination has significant financial and business implications, due to the potential for combining multiple designs and avoiding costly redesigns. The economics of this hybrid technology rest strongly on the fabrication process complexity -due to the increasing cost for masks, as well as the amount of FPGA circuitry that can be cost-effectively integrated. We have shown some preliminary analysis which indicates that this marriage is economically viable at the 90nm technology node. N i l e technically possible, the blending of these technologies introduces new requirements on many of the design optimization tools that are currently in use. The physical integration of large metal-intensive FPGA cores is challenging for floorplanning and chip physical design. Wide differences in power and performance specifications for the two technologies create unique challenges for design planning, logic partitioning, synthesis, and timing. The reconfigurable nature of the FPGA cores introduces complexity in modeling, simulation, and manufacturing test.
We view the incorporation of FPGA circuitry into the ASIC products as a logical step in the progression oftechnology integration. The offering of reconfigurable circuihy on the same die with high-performance ASIC logic can open new opportunities for system design features and quality. For specific applications, the hybrid approach also offers the potential for significant cost and TAT savings.
The realization of these benefits relies on design tools. We have identified some of the major areas for new development, and look forward to continuing work to help customers take full advantage of this new technology offering.
